The highest efficiency silicon solar cells are fabricated using defined texturing schemes by applying etching masks. However, for an industrial production of solar cells the usage of photolithographic processes to pattern these etching masks is too consumptive. Especially for multicrystalline silicon, there is a huge difference in the quality of the texture realized in high efficiency laboratory scale and maskless industrial scale fabrication. In this work we are describing the topography of a desired texture for solar cell front surfaces. We are investigating UV-nanoimprint lithography (UV-NIL) as a potential technology to substitute photolithography and so to enable the benefits resulting of a defined texture in industrially feasible processes. Besides the reduced process complexity, UV-NIL offers new possibilities in terms of structure shape and resolution of the generated etching mask. As mastering technology for the stamps we need in the UV-NIL, interference lithography is used. The UV-NIL process is conducted using flexible UV-transparent stamps to allow a full wafer process. The following texturisation process is realized via crystal orientation independent plasma etching to tap the full potential of the presented process chain especially for multicrystalline silicon. The textured surfaces are characerised optically using fourier spectroscopy.
INTRODUCTION
By applying a texture to a solar cell´s front surface one aims for two positive and well known effects: (i) the reflectivity over the relevant spectrum can be decreased and (ii) the incoming light is deflected sideways within the cell resulting in an increased pathlength and thus an increased absorption [1] . The necessity of (i) is obvious, since reflected light cannot be absorbed and thus contribute to the power generation within the cell. A light guidance or light trapping as described in (ii) is getting more and more important for gradually decreasing cell thicknesses as can be observed in the photovoltaics industry.
While in industrial fabrication exclusively maskless texturing processes are applied, high efficiency solar cells fabricated in laboratory scale make use of defined textures (photolithographic processes). Structure sizes for these defined textures are typically around 5 to 10 µm. Especially multicrystalline silicon solar cells typically suffer from an inefficient texture. For this type of material it is not possible to generate a pyramidal texture as known from monocrystalline silicon by alkaline wet chemical etching, since this requires a unique crystal orientation. Therefore acidic wet chemical etching was introduced, which results in an isotropic etching behaviour independent of crystal orientations [2] . However, the resulting texture still reveals moderate reflectivity and light trapping properties as cause of the spherical shape of the texture with a low aspect ratio. Maskless acidic etching processes using aqueous solutions of HF and HNO 3 are predominantly used in industrial solar cell fabrication.
The so called honeycomb texture was introduced for the highest efficiencies achieved for multicrystalline silicon up to now [3, 4] . There, photolithographic processes were used to generate a hexagonal pattern of etching pits. This way Schultz et al. were the first exceeding 20 % efficiency for multicrystalline silicon in 2004 (this record of 20.4 % still holds) [5] . Since photolithography is rejected in the photovoltaics industry, there is ongoing research to develop processes for an industrially feasible way to fabricate this kind of texture by inkjet patterning [6] or laser ablation [7] . We are currently working on the technology of nanoimprint lithography (NIL) to generate defined etching masks. Advantages compared to classical photolithography are not only a simplified and more robust process but also new possibilities in terms of resolution and structure shape of the generated patterns. For the structure shape, NIL also allows the replication of continuous profiles, while classical photolithography generally allows binary profiles (disregarding the rather complex grey scale photolithography).
We combine NIL with interference lithography as mastering technology. The interference lithography allows the generation of patterns in a huge range of dimensions and types. Structure sizes can be as low as 100 nm or up to 100 µm [8] . To generate the hexagonal pattern for the honeycomb texture we used the interference pattern resulting of the superposition of three laser beams. This photoresist pattern then can be replicated via electroforming to generate several nickel shims. These shims again can be used as master to replicate polydimethylsiloxane (PDMS) stamps in a cast molding process. This replication chain allows the fabrication of large number of PDMS stamps out of one photoresist master.
Using these PDMS stamps in a NIL process, a polymer layer on top of our silicon substrate can be structured. This structured polymer layer can be used as etching mask in a reactive ion etching (RIE) process. Finally resist residues have to be removed resulting in a honeycomb textured surface. To characterise the textured substrates we conduct optical measurements using a Fourier spectrometer to get information about the reduced reflectivity of the surfaces.
To further on increase the feasibility of the NIL process for an industrial environment we are investigating the possibility of a so called roller-NIL. There the stamp is situated on a roll, enabling a continuous process flow, which is particularly interesting for in line processing in modern solar cell fabs.
SCOPE OF THIS WORK
In the beginning an explanation is given about the design of the texture we are aiming for. This is followed by a description of the process chain we developed to achieve this goal.
Desired texture dimensions and shape
An extensive investigation of textured surface was done at the Fraunhofer ISE [9] . There, raytracing as well as wave optical simulations were conducted to optimize the dimensions and shapes of textured silicon surfaces. Different periodic textures like linear, crossed and hexagonal patterns with prismatic, ellipsoid and parabolic structure shapes were simulated. To evaluate the quality of textured surfaces for solar cells, the front side reflectivity as well as the light path length enhancement within the cell were considered. Depending on the dimensions of the texture either refractive or diffractive effects are dominating. Going down to sub-wavelength structures, the reflectivity can be decreased for the light cannot resolve the texture any more and the texture can be described using the effective medium theory resulting in a refractive index gradient. However, in this case the enhancement of path lengths within the cell is rather moderate. Going to bigger structures in the micrometer regime, the reflection is lowered due to multiple reflections and a path length enhancement is caused by refractive effects (see figure 1) .
As a result of the simulations we concluded, that the best performance is achieved by a prismatic structure shape (similar to the pyramidal textures on monocrystalline silicon). However, this will not be applicable easily to multicrystalline silicon. For this type of material and for the plasma etching we want to apply, a parabolic shape will be more realistic. Because of the densest packing of etching pits a hexagonal pattern is of advantage compared to the crossed grating. For the path length enhancement of light within the cell both hexagonal as well as crossed grating are superior to the linear grating. The period of the texture should not be smaller than 5 µm and the aspect ratio (depth to period) should be around 1 or higher. For periods bigger than 5 µm the optical performance was relatively stable. For practical reasons we chose not to exceed 10 µm for the period, because the necessary etching depth and therefore etching time would be too consumptive. Therefore we aim for a hexagonal texture with parabolic etching pits of 8 µm period as well as structure depth. cell. The multiple reflections are lowering the overall reflectivity and refractive effects are leading to a path length enhancement within the cell and thus lead to a higher absorption.
Developed process chain
For a better understanding of the developed process chain, figure 2 shows schematically the process flow containing the single steps of interference lithography, cast molding for the stamp fabrication, the NIL process and plasma etching. In the first step a master has to be generated, what is done by interference lithography. This master is replicated into nickel via electroforming (not shown in this figure) and the resulting nickel shim is used to generate a silicone stamp in a cast molding process. The silicone stamp then is used in a NIL process, which is based on mechanical embossing of a liquid resin that is UV-cured during the imprint process. At this step there are two paths sketched, where on the left hand side a conventional NIL process is applied using a parallel plate embossing setup. On the right hand side a novel roller-NIL process is sketched, where the stamp is situated on a roll to enable a continuous process flow. The thereby structured polymer layer can be used as etching mask in plasma etching processes and finally has to be removed.
This texturing scheme has to be integrated into a standard solar cell process flow which is visualized in figure 3 . Starting with a silicon wafer after the wire sawing process, the damaged volume of silicon close to the surface has to be removed. This so called saw damage is most often etched away wet chemically. Typically this etching process is also used to generate the textured surface. So at this point we are adding the additional process steps of NIL and plasma etching to obtain the honeycomb textured surface. Now the diffusion process has to follow to create the necessary pn-junction. The front surface of the wafer is coated with an anti reflection coating (ARC) by sputtering or PECVD and the metallization on front (grid) and back side (full surface) is done by screen printing. The contacts of the metallization have to be established and a back surface field (BSF) has to be built in a firing process. Finally, an edge isolation has to be realized to avoid a shunting of the solar cell. This is typically done by laser cutting or plasma or wet chemical etching. 
EXPERIMENTAL
In the following, the developed process chain using NIL for solar cell texturisation is evaluated for the honeycomb texture on multicrystalline silicon.
Master origination and stamp replication
In principle, several lithographic technologies could be used to originate master structures for NIL. For the honeycomb texture, we need to generate a periodic hexagonal pattern with a periodicity of some micrometers. The potential substrate size for industrial multicrystalline silicon solar cells is 156 x 156 mm². Meeting these demands we chose interference lithography as mastering technology. At Fraunhofer ISE we have an excellent infrastructure for this technology using an argon ion laser at a wavelength of 363.8 nm. Using three beam interference lithography, it is possible to obtain a hexagonal pattern of intensity maxima. This intensity distribution in the plane of our sample I(x,y) results of the superposition of the three electromagnetic waves and can be calculated via 
In equation (1) j A r is a vector containing the amplitudes of the polarizations of each wave, k j is the wave vector and r j is the distance of the source of the spherical wave to the corresponding coordinate in the plane of our sample. The period of the interference pattern is determined by the angles of incidence of the three waves. Figure 4 shows the calculated intensity distribution for a given setup as well as a SEM image of the resulting photoresist profile in a positive tone resist after exposure and development. The calculated intensity distribution is plotted inverse, to show the similarity of the resulting profile in a positive tone photo resist. For this calculation all three beams were identically linearly polarized. On the left hand side, the calculated intensity distribution on a sample for a given setup is shown. The calculated intensity distribution is plotted inverse, to show the similarity of the resulting profile in a positive tone photo resist and has a period of 8 µm. On the right hand side, there is a SEM image of the hexagonal patterned photoresist generated via three beams interference lithography on a glass substrate. The pattern has a period and a structure depth of 8 µm.
The size of the samples we processed is 150x150 mm². After the development the surface of the sample is coated with a conductive layer via sputtering. This layer acts as seed layer in a following electroforming process. The electroforming process can be conducted several times and thus a family tree of nickel shims of different structure orientation can be generated.
There are some demands we have to meet for the stamp material we want to use for the NIL process. At first it has to be transparent in the wavelength range around 365 nm. This demand results of the fact, that the resist has to be cured by exposure during the imprint process. For UV-transparent substrates this can be realized by flashing through the substrate. In the application of this work, we have silicon as substrate material and thus the resist has to be cured by flashing through the stamp. Since the NIL process should be a full-wafer process (not stepping over the surface) the stamp has to be flexible to allow a conformal contact over the full wafer area even for a certain roughness or waviness of the multicrystalline substrate. Another demand addresses handling issues for the NIL process: the stamp should be bondable to a stiff carrying substrate. Also of importance are the sticking properties of the material to the photoresist, which should be as low as possible to allow an easy demolding. As a last point the material should be easy to structure. We chose PDMS as stamp material for meeting these demands.
UV-Nanoimprint Lithography
In UV-NIL a stamp is pressed into a low viscosity negative tone resist, which is UV-cured while maintaining the pressure [10] . We designed a system, where the force for the embossing process is realized by air pressure to obtain a homogenous pressure distribution. Since negative tone resists are difficult to remove after plasma etching processes, a thin spin coated resist layer was introduced (~15 nm), which helps to allow a lift-off after the etching process and also acts as adhesion promoter for the negative tone resist. After spin coating these two layers pressure is applied on the stamp. Before the exposure is started, the resist needs some time to flow and fill the cavities of the stamp. After curing the resist, the stamp is demolded and a structured polymer layer remains on top of the multicrystalline silicon substrate as shown in figure 5 . An important detail in this replicated pattern is a small and homogenous residual layer. This residual layer determines how fast and how homogenous the plasma etching is affecting the silicon substrate below the structured polymer layer. A process was set up for this structure type leading to residual layer thicknesses around 100 to 200 nm and a structure depth of around 7 µm.
Furthermore, a prototype was developed and built for the roller-NIL. There, the stamp is situated on a roll and a continuous imprint process is realized. Again the UV-curing is done by exposing through the stamp. At first, we identified necessary parameters for the roller diameter, embossing forces and exposure energy to roughly estimate potential substrate velocities. First results we obtained from tests on glass substrates with a stamp size of 100x100 mm² using this novel roller-NIL tool are very promising. Figure 5 : SEM image of the via NIL structured polymer layer on top of a multicrystalline silicon wafer. The structure period is 8 µm and the structure depth is 7 µm. The residual layer thickness is in the range of 100 nm.
Plasma Etching
Starting with the via NIL patterned resist layer as etching mask, a two step plasma process was developed. In the first step, an anisotropic reactive ion etching (RIE) process is used to generate deep etching pits with steep sidewalls. Sulfur hexafluoride (SF 6 ) and oxygen (O 2 ) are used as etching media. However, since in RIE processes a bias voltage has to be applied, ions are accelerated towards the silicon surface resulting in a potential surface damage due to the ion bombardment. For this reason, etching times for the RIE process are so adjusted, that the etching pits are not yet overlapping and a widening of these pits can be realized in a purely dry chemical etching process without accelerating the ions in a field. For this second etching process an isotropic microwave plasma is applied to widen the etching pits until they are overlapping and to remove potentially plasma induced surface damages. In between these two etching processes the resist can be removed in a lift-off process. The potentially plasma induced surface damages are influencing the electrical properties of the silicon wafer. These damages lead to a higher surface recombination velocity, thus a lower minority carrier lifetime of the optically generated charge carriers and as a consequence a decreased cell efficiency. For the processes we applied, there has been study on this topic indicating that these plasma induced damages should not be too severe [11] . The two SEM images in figure 6 show textured surfaces after the RIE process with a subsequent lift-off of the resist as well as after the isotropic microwave plasma etching process. Figure 6 : SEM images of via NIL and plasma etching textured surfaces on monocrystalline silicon. On the left hand side an anisotropic RIE process was conducted leading to etching pits of 10 µm depth and steep sidewalls. After the RIE process the etching mask was removed using a lift-off process. On the right hand side a following isotropic microwave plasma process was applied to widen the etching pits and to remove potentially plasma induced surface damages of the RIE process.
RESULTS
The textured surfaces are characterized optically using Fourier spectroscopy for reflection measurements. The material we used to investigate the presented process chain was well defined float zone monocrystalline silicon to additionally collect information about electrical properties later on. Experiments already confirmed that the used plasma etching processes also show comparable results for multicrystalline silicon, for which this process chain is developed. Reflection measurements of the texture we realized with the presented process chain as well as a plane monocrystalline silicon wafer, an acidic textured multicrystalline silicon wafer and a monocrystalline silicon wafer with an inverted pyramids texture are compared in figure 7 . The industrial standard for multicrystalline is the acidic wet chemical texture, which actually sets the benchmark to the process chain we are presenting. The inverted pyramids texture is the absolute high efficiency texture used for the highest efficiencies ever reached on silicon substrate material [12] . This texture needs, like the honeycomb texture, a lithographic structuring of an etching mask and is only applicable to monocrystalline silicon, because of the necessary anisotropic wet chemical etching. To quantify the benefits arising from the textured surfaces, the wavelength dependent reflection R(λ) is weighted with the solar spectrum from λ 0 =300 nm to λ 1 =1200 nm. The weighted reflectance R W can be calculated via
where S(λ) is the AM1.5g spectrum, q the elementary charge, h Planck´s constant and c the velocity of light. The integration boundaries mark roughly the for silicon solar cells usable part of the solar spectrum.
The acidic wet chemical texture leads to a weighted reflectance of 21.1 % (the plane reference is 35.8 %). The honeycomb texture results in an excellent R W of 13.7 %, which even is in the vicinity of the high-efficiency inverted pyramids on monocrystalline silicon (13.4 %). Except for the acidic textured all wafers have a flat rear side. The inverted pyramids wafer has a thickness of 200 µm, all others are 250 µm thick. This difference solely affects the long wavelengths over 1 µm.
Using NIL, differently honeycomb textured substrates were prepared, where for all samples the anisotropic plasma etching was applied, the resist was removed and then a variation of the etching time for the isotropic microwave plasma etching process was conducted. This leads to a nearly constant etching depth of the texture, however the diameter of the etching pits is increasing with longer etching times. As expected the values of R W are decreasing with increasing diameters of the etching pits, since the fraction of the plane area between the pits to the total area is decreasing. Raytracing simulations with similar structure geometries on this topic have been already conducted in [9] . Figure 8 shows the comparison of the raytracing simulations and the measured values of R W over the ratio of the diameter of etching pits to their period. The difference in the simulated and measured values for R W results from slightly different aspect ratios and structure geometries. The aspect ratio in this context is defined as the ratio of etching depth to the period. In the simulations, the aspect ratio was 0.7, whereas for the measured values, the aspect ratio was around 0.9. Additionally to this difference in the aspect ratio, in the simulations a smooth surface was assumed, whereas the fabricated texture had a certain subtexture or roughness. These two differences could be used to explain the lower values of R W for the measured data.
Looking at the simulated values of R W one can see a minimum for a ratio of the diameter of the etching pits to the period of 1.15, which is the point when the etching pits overlap completely and flat surface areas vanish. This indicates, that for the already excellent texture we fabricated via NIL and plasma etching there is still room for improvement by adjusting the etching times.
SUMMARY & OUTLOOK
A process chain using NIL and plasma etching to realize defined textures for multicrystalline silicon solar cells is presented. As mastering technology to originate a hexagonal pattern, three beam interference lithography was used. Electroformed replications of these master structures served as template to fabricate PDMS stamps used for the UV-NIL process. Plasma etching processes were developed using the via NIL structured polymer layer as etching mask. Applying this promising texturing scheme to silicon substrates, excellent reflection properties already have been achieved and there is even room for optimization. Further on, these textured substrates will be characterized electrically and solar cells will be fabricated to finally demonstrate the benefits arising from this novel process chain.
The development of a roller-NIL tool is in an early stage, but first results are very promising. A roller-NIL prototype was designed and built, which has the potential to fabricate high resolution etching masks on multicrystalline silicon in a high-throughput process.
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